integrated circuit systems, inc. general description features ics9212-01 block diagram direct rambus? clock generator 9212-01 rev c 3/6/00 pin configuration the ics9212-01 is a high-speed clock generator providing 400 mhz differential clock source for direct rambus memory system. it includes ddll (distributed delay locked loop) and phase detection mechanism to synchronize the direct rambus channel clock to an external system clock. ics9212-01 provides a solution for a broad range of direct rambus memory applications. the device works in conjunction with the ics9250-09. the ics9212-01 power management support system turns ?off? the rambus channel clock to minimize power consumption for mobile and other power ?sensitive applications. in ?clock off? mode the device remains ?on? while the output is disabled, allowing fast transitions between clock-off and clock ?on states. in ?power down? mode it completely powers down for minimum power dissipation. the ics9212-01 meets the requirements for input frequency tracking when the input frequency clock is using spread spectrum clocking and also the optimum bandwidth is maintained while attenuating the jitter of the reference signal. 24-pin 150 mil ssop compatible with all direct rambus? based ic s up to 400 mhz differential clock source for direct rambus? memory system cycle to cycle jitter is less than 50ps 3.3 + 5% supply synchronization flexibility: supports systems that need clock domains of rambus channel to synchronize with system or processor clock, or systems that do not require synchronization of the rambus clock to another system clock excellent power management support refclk input is from the ics9250-09. busclk_stop# pll phase aligner pclk/m multi(0:1) synclk/n pd# fs(0:1) refclk test mux bypass mux bypclk pllclk gnd gnd 2 paclk busclkt busclkc b a phase detector vddref refclk vdd1 gnd1 gnd3 pclk/m synclk/n gnd2 vdd2 vddpd busclk_stop# pd# fs0 fs1 vdd-out gnd-out busclkt n/c busclkc gnd-out vdd-out multi0 multi1 gnd3 ics9212-01 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 preliminary product preview product preview documents contain information on new products in the sampling or preproduction phase of development. characteristic data and other specifications are subject to change without notice.
ics9212-01 preliminary product preview pin descriptions pin # name type description 1 vddref refv reference voltage for refclk, to be connected to ck133 2 refclk in reference clock, to be connected to ck133 3 vdd1 pw r 3.3 v power supply used for pll 4 gnd1 pwr ground for pll 5, 13 gnd3 pwr ground for control inputs 6,7 pclk/m, synclk/n in phase controller input, used to drive a phase aligner that adjusts the phase of the busclk. 8 gnd2 pwr ground for phase aligner 9 vdd2 pw r 3.3 v power supply used for phase aligner 10 vddpd refv reference voltage for phase detector inputs connected to the controller 11 busclk_ stop# in active low output enable/disable 12 pd# in 3.3v cmos active low power down, the device is powered down when the "(pd#) =0" 14,15 multi (0:1) in 3.3v cmos pll multiplier select, lo g ic for selectin g the multiply ratio for the pll from the input refclk 16 vdd_out pwr 3.3v supply for clock out puts 17 gnd_out pwr ground for clock outputs 18 busclkc out out put clock connected to the rambus channel. this output is the complement of busclk 19 n/c n/c not used 20 busclkt out out put clock connected to the rambus channel. this output is the true component of busclk 21 gnd_out pwr ground for clock outputs 22 vdd_out pwr 3.3v supply for clock out puts 24, 23 fs(0:1) in 3.3v cmos mode control, used in selecting bypass, test, normal, and output test (oe)
ics9212-01 preliminary product preview power management m odes state pwrdnb stopb normal 1 1 clk off 1 0 powerdown 0 x mult0 mult1 a b pllclk for refclk=50mhz pllclk for refclk=66.67mhz 0 0 4 1 200.00 266.68 0 1 6 1 300.00 400.02 1 1 8 1 400.00 533.36 1 0 8 3 133.33 177.79 pll divider selection and pll values ( pllclk = refclk*a/b) mode fs0 fs1 bypclk (int.) busclk busclkb normal 0 0 gnd paclk paclkb bypass 1 0 pllclk pllclk pllclkb test 1 1 refclk refclk refclkb bypass and test mode selection
ics9212-01 preliminary product preview absolute maximum ratings supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4.0 v logic inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . gnd ?0.5 v to v dd +0.5 v ambient operating temperature . . . . . . . . . . . . . 0c to +70c storage temperature . . . . . . . . . . . . . . . . . . . . . . . ?65c to +150c stresses above those listed under absolute maximum ratings may cause permanent damage to the device. these ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. exposure to absolute maximum rating conditions for extended periods may affect product reliability. parameters symbol min max unit supply voltage vdd 3.15 3.45 v refclk input cycle time t cycle,in 10 40 ns input cycle-to-cycle jitter t j,in - 250 ps input duty cycle over 10k cycles dc in 40% 60% t cycle input frequency of modulation f m,in 30 33 khz modulation index p m,i n 0.25 0.5 % phase detector input cycle time at pdclk/m & synclk/n t cycle , pd 30 100 ns initial phase error at phase detector inputs t err,init -0.5 0.5 t cy cle,pd phase detector input duty cycle over 10k cycles d cin,pd 25% 75% t cy cle,pd input rise & fall times ( measured at 20%-80% of input voltage) for pdclk/m & synclk/n,&refclk t ir ,t if -1ns input capacitance at pdclk/m,synclk/n,&refclk c in,pd -7pf input capacitance matching at pclk/m & synclk/n ? c in,pd -0.5pf input capacitance at cmos pins c in,cmos -10pf input (cmos) signal low voltage v il -0.3vdd input (cmos) signal high voltage v ih 0.7 - vdd refclk input low voltage v il,r - 0.3 vddi,r refclk input high voltage v ih,r 0.7 - vddi,r input signal low voltage for pd inputs and stop v il,pd - 0.3 vddi,pd input signal high voltage for pd inputs and stop v ih,pd 0.7 - vddi,pd input supply referance for refclk v dd,ir 1.3 3.3 v input supply referance vfor pd inputs v ddi,pd 1.3 3.3 v phase detector phase error for distributed loop measured at pdclk/m & synclk/n(rising t err,pd -100 100 ps cycle cycle time t cycle 2.5 3.75 ns cycle-to-cycle jitter at busclk/busclkb t j -50ps total jitter over 2,3, or 4clock cycles tj - 100 ps phase aligner, phase step size (bsclk/busclkb) t step 1-ps pll out put phase error when tracking ssc t err,ssc -100 100 ps out put crossing-point voltage v x 1.3 1.8 v output voltage swing v cos 0.4 0.6 v output high voltage v h -2v out put duty cycle over 10k cycle dc 40% 60% t cycle output cycle -to-cycle duty cycle error t dc,err -50ps output rise & fall times ( measured at 20%-80% of output voltage) t cr ,t cf 300 500 psd difference between rise and fall times on a single device(20%-80%) t cr,cf - 100 ps electrical characteristics-input/supply/outputs
ics9212-01 preliminary product preview general layout precautions: 1) use a ground plane on the top layer of the pcb in all areas not used by traces. 2) make all power traces and vias as wide as possible to lower inductance. connections to vdd: capacitor values: c3 : 100pf ceramic all unmarked capacitors are 0.01f ceramic
ics9212-01 preliminary product preview product preview documents contain information on new products in the sampling or preproduction phase of development. characteristic data and other specifications are subject to change without notice. ordering information ics9212 y f-01-t designation for tape and reel packaging pattern number (2 or 3 digit number for parts with rom code patterns) package type f=ssop revision designator (will not correlate with datasheet revision) device type (consists of 3 or 4 digit numbers) prefix ics, av = standard device example: ics xxxx y f - ppp - t
|
